SchemaHD 4+

Yasuaki Iwasaki

专为 iPad 设计

    • 3.0 • 2 个评分
    • 免费
    • 提供 App 内购买项目

iPad 截屏

简介

FPGAs can dynamically generate logic circuits by means of configuration bit streams generated by languages such as Verilog and VHDL.
The generated logic circuit cannot be changed by communication data.
Therefore, it is very safe and cannot be attacked by hacking, which is a problem with CPUs, to execute arbitrary commands.
In addition, the generated logic circuits are all running simultaneously, so the highest performance parallel processing is being performed.
It can also generate logic circuits using configuration bitstreams at very high speed.
Most of the processing that can be done by the CPU can be done by the FPGA alone.
With advanced security and the highest performace, FPGAs are the perfect device for the modern age.
However, it takes a lot of effort to learn languages such as Verilog and VHDL.
There are other methods such as high-level synthesis from C/C++, but they require a lot of adjustments such as #pragma, and do not maximize the capabilities of the FPGA.
Schematics, not programming languages, are needed to maximize the capabilities of FPGAs and to further improve developer productivity.
Schematics allow you to grasp the whole picture at a glance, and can perfectly represent parallel processing.

SchemaHD is to draw a circuit diagram of a logic circuit, and it's possible to do generation of Verilog HDL and a simulation.
A made circuit diagram can be used by a different circuit diagram immediately.
You can also install wiring easily by touch operation.
A concept of interface is adopted as a terminal, so something structured of a AXI bus can also be used.
A terminal it's also possible to distinguish sound argument reason, negative logic and characteristic wiring of a clock and a reset by interface, and which is different in interface, they don't seem able to connect, it is.
You can input and output as a JSON file, so the made circuit diagram and interface are also capable of cooperation with other application.
Verilog HDL generated from a circuit diagram contains a comment of a terminal name and an instance name, so it's capable of the correspondence which is at the time of problem occurrence.
A network connection isn't needed, so it's also effective in information leak prevention.
A simple simulation is offered in the present, but it's expected to enhance it early.

新内容

版本 1.2.2

Bug Fix: The wheel shape of the picker, such as part selection, and the area to be tapped are now different.

评分及评论

3.0(满分 5 分)
2 个评分

2 个评分

RK X

Export Verilog file seems not working

Very interesting app. I’m trying to understand how it works, but it seems that clicking the export Verilog buttons doesn’t do anything.

MaireSF

Unintelligble

Cool concept, but unable to use as the directions are intelligible and there are no examples. It appears the ‘help file” was translated via computer. Unable to figure out how to create and simulate file or to export verilog. UI needs work.
Has potential to be useful if author provided genuine English translation with tutorial and sample templates. I would love to try an updated version that addresses my concerns.

App 隐私

开发者“Yasuaki Iwasaki”已表明该 App 的隐私规范可能包括了下述的数据处理方式。有关更多信息,请参阅开发者隐私政策

未收集数据

开发者不会从此 App 中收集任何数据。

隐私处理规范可能基于你使用的功能或你的年龄等因素而有所不同。了解更多

你可能也会喜欢

DeusO Pro Audio Widgets
软件开发工具
Neural Object Detector
软件开发工具
Foxglove WebSocket Bridge
软件开发工具
Stardust world-scale AR
软件开发工具
MarkGit
软件开发工具
C Notebook
软件开发工具